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ABSTRACT
As process technology has aggressively scaled, the demand for fast, robust
computing has grown tremendously. With the rise of large scale data centers
to handhold mobile devices, the desire for faster, low-power integrated inter-
IC communication protocols is at an all-time high. This trend, together with
the widespread presence of broadband Internet, multi-core CPU and system-
on-chip designs have pushed the demand for data rate in wireless and wireline
links into multi-Gbps ranges.
In order to fulfill the increasing demand for high data rate links, the perfor-
mance of the I/O channel needs to scale proportionally. But, due to the lag
in interconnect scaling and PCB material improvements, the channel band-
width has not scaled with data rates. The channel is therefore the biggest
bottleneck in high-speed I/O communication links. In order to fulfill the
demand of high-speed multi-Gigabit data transmission capacity, the system
needs to incorporate robust, low-power fast-locking on-chip clocking circuits.
The fundamental building block of every clocking circuit used in high-speed
links is the Phase-Locked Loop (PLL).
This thesis provides an in-depth analysis of basic analog PLL theory, archi-
tecture and transistor level design. The all-digital counterpart of the analog
PLL will also be presented for its ultra low power and small footprint. The
design and complete simulation result of a basic clock synthesizer circuit will
be used as a design example for both the analog and digital PLL circuit
design so that the readers will have in-depth understanding of the details
of designing an on-chip PLL circuit. An overview of the high-speed com-
munication scheme of the serial link will also be discussed to illustrate the
importance of the PLL. It concludes by laying the motivation for future ap-
plications of PLLs and the need for further research in the area of low-power,
high-fidelity fast-locking PLLs.
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CHAPTER 1
INTRODUCTION
1.1 Motivation
Over the last few decades, with the developments in Semiconductor Fabri-
cation Technology (SFT) together with the advances in Integrated Circuit
technology (IC) scaling have ignited the exploding growth in computing.
This aggressive scaling triggered continuously growing demand for faster data
rates, which in turn pushed the clock rate in data links into multi-GHz and
the data rate into Mulit-Gbps region. For consumer level computing devices
the dramatic increases in processing power, together with transistor scaling
and shifts in computer architectures from single-core to many-core systems
and the ever increasing popular SoC design required that the data and infor-
mation can be accessed with ultra low latency and power consumption. This
makes the adaption of serial communication links like PCI Express and the
DDR4 memory interface in personal computers and mobile devices unavoid-
able. In enterprise level, the population of broadband Internet connection
triggers the thriving cloud service and the large data centers behind it. In
the applications in the data center, high-speed network connections like 40
GbE/100 GbE or infiniband are a critical part for rack-to-rack communica-
tion or to build a high volume storage area network. This in turn triggers
the increasing needs for 40 Gb/100 Gb network switch. Circuits like DDR4
memory interfaces and the backbone of 100Gb Ethernet switch push the need
for robust, high-speed and low-power inter-IC communication schemes to a
new height. In order to fulfill this requirement the performance Input/Out-
put (I/O) links should be scaled properly. With this aggressively increasing
bandwidth demand, the solution is obvious: increase the width of the data
bus. But quickly we ran into trouble. With higher and higher frequency the
clock skew, cross talk and latency become unbearable. In addition, limited
1
I/O pin count of chip package and PCB wiring constraints and the leakage
power consumed by the channel drivers, high-speed serial link technology
becomes more and more handy.
Figure 1.1: Per Pin Data Rate Trend
Figure 1.1 shows the current trend in per pin data rate scaling of the high-
speed I/O signal link as estimated by the International Solid State Circuits
Conference’s (ISSCC) 2011 bi-annual IC road-mapping report [1]. According
to the report, the data rate per pin will be scaled by a factor of 2 every 4
years. However, since technology and material used to fabricate the back-
plane have not improved proportionally with SFT, the bandwidth of off-chip
I/O links is severally limited and becomes the major bottleneck in overall
system performance. The outdated channel fabrication technology and the
limitation of packaging and I/O pins together exposes great challenges for cir-
cuit designers who have to overcome the significantly increased transmission
line loss, crosstalk and signal distortion resulting from the low bandwidth
and low quality links at high clock frequencies. This makes the continu-
ous improvement on phase-locked loops (PLL) design and its application for
on-chip clock synthesis and recovery unavoidable.
Although the demand for circuit designers increases from year to year and
extensive innovative research has be done in the field of integrated high-
frequency clocking circuits for recent decades, a comprehensive tutorial style
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documentation of using Electronic Design Automation (EDA) tools to sim-
ulate a PLL based clock synthesizer circuit is still missing [2]. Most of the
prominent works only focus on the system level and theoretical level descrip-
tion, few studies addressed getting into the details of the building blocks. The
lack of documentation of complete design methodology makes it difficult for
new students in this field to learn from the literary works.
Thus the motivation of this thesis is by using a complete design example of
an analog PLL and its digital counterpart to introduce the design methodol-
ogy and simulation techniques for a mixed-signal design that engineers who
need the basic skills to conduct a transistor level mixed-signal circuit design
project could use.
1.2 Outline
• Chapter 2 provides an overview of a general high-speed serial commu-
nication link and the significance of PLL in the link.
• Chapter 3 provides an overview of the theoretical analysis of a type 2
second-order analog PLL and an introduction of its building blocks.
• Chapter 4 describes the detailed modeling and transistor design and
validation method of a basic analog PLL.
• Chapter 5 introduces the advantages of an all-digital PLL and the
theoretical analysis of how to convert an analog PLL into its digital
counterpart.
• Chapter 6 introduces detailed modeling and simulation of the all-digital
PLL.
• Chapter 7 concludes the thesis with a brief discussion of the future de-
velopment of the all-digital PLL based clocking circuit designed earlier
and proposes possible designs to achieve ultra low power operation.
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CHAPTER 2
BASIC SERIAL LINK COMMUNICATION
OVERVIEW
A generalized high-speed link model is shown in Figure 2.1 [3]. The PLL
at the transmitter side uses a low frequency reference clock that is usually
generated by a crystal and mutliplies it by a synthesizer to achieve the target
frequency needed for signal transmission through the serializer and transmit-
ter driver. The serializer accepts the incoming parallel data and converts it
into a serial data stream and sends it to the transmitter (TX). The transmit-
ter then generates a series of pulses according to the modulation used and
the data is sent through the channel. On the receiver side, once the data bit
stream has arrived, the clock data recovery block estimates the clock tran-
sitions embedded inside the data stream by using a PLL to track the data
transitions. The estimated clock is then fed back to the receiver to sample
the data. Once the data and clock are both recovered, they are fed into the
deserializer to convert it back to its original parallel form.
Figure 2.1: Basic High-Speed Electrical Link System
As discussed earlier, even though the data rate requirement scales with
SFT, the inter-IC channel bandwidth is still severally limited by nonlinear
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effects. A typical backplane channel interface and its associate non-ideal
effects are shown in Figure 2.2 [3].
Figure 2.2: Typical Backplane Channel Interface
The channel here is an electrical path that connects the TX and RX to-
gether and primarily consists of the printed circuit board (PCB) traces, vias
and connectors. The characteristics of the channel are typically modeled by
S-parameters that are obtained either through measurement from a vector
network analyzer (VNA) or via a computational electromagnetic modeling
software like Ansys HFSS. Once the channel is fully characterized, imple-
mentation of a high signal fidelity communication system that is fast, robust
and can compensate the various kinds of losses due to impedance mismatch
between connectors, substrate loss and crosstalk effects becomes the main
design objective/problem. Additionally, apart from these modern require-
ments power efficiency and a desire for a small footprint on the wafer have
also become prominent design objectives especially in consumer applications.
Figures 2.3 and 2.4 show the eye diagram outputs from a backplane channel
interface at 1 Gbps and 10 Gbps data-rates respectively. Notice that the eye
is fully open at 1 Gbps but at 10 Gbps the signal is almost indistinguishable
from the noise at the receiver side due to the tremendous loss and distortion
incurred along the channel.
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Figure 2.3: 1 Gbps Backplane Link Eye Diagram
Figure 2.4: 10 Gbps Backplane Link Eye Diagram
The significant difference between 1 Gbps and 10 Gbps signal actually can
be easily foreseen from the frequency response of the channel. From Figure
2.5 [4] we can discover that at 10 GHz the signal will be severely attenuated.
The weaker the signal is, the more vulnerable it is against thermal noise and
crosstalk, thus higher the jitter. The jitter is the variation of the time when
a signal transition occurs. Figure 2.6 [5] and Figure 2.7 [1] have covered the
basic conception of the jitter and common jitter sources. As we can see,
the high jitter and small unit interval (UI) window at 10 GHz result in this
completely closed eye.
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Figure 2.5: Typical Serial Link Channel Responses
Figure 2.6: Time Domain Jitter
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Figure 2.7: Typical Jitter Sources
In addition to the channel loss, the power consumption at the high data
rate becomes more and more severe. Figure 2.8 shows the power breakdown
of a 4.8 Gbps serial link designed for a fully buffered DIMM system [6].
For the design, more than 80% of power is consumed by the clocking system
and 50% of this power is claimed by PLL (both TX and RX PLL). According
to the data rate per pin trend discussed in Section 1.1, the PLL will claim
a larger and larger portion of the total power consumption at higher data
rates. This again indicates that the goal of the mixed signal designer is to
constantly explore new methods to improve the PLL and associate clocking
system design so that the transmitter can have a high accurate clock with a
more pure spectrum that minimizes the jitter; the receiver can recover the
data despite of the high channel loss and in the meantime maintains high
power efficiency.
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Figure 2.8: Power Break Down of a 4.8 Gbps Serial Link
9
CHAPTER 3
THEORETICAL ANALYSIS OF PLL
BUILDING BLOCKS
3.1 PLL Applications
As the the most fundamental and ubiquitous circuits, PLLs can be found
in any communication (wireless or wireline) and high-speed digital systems.
It is a device that is mainly used for synchronization purposes. The main
applications include:
1. Synthesizing high-speed clock from a low frequency reference clock,
a.k.a, a clock synthesizer.
2. Synchronizing the local generated clock with the clock that is embedded
in the incoming data stream, known as a clock recovery circuit.
3. Compensating the clock skew in the clock distribution network, also
called a zero delay buffer.
4. Extracting the carrier signal when carrier suppressed modulation is
used, also called a carrier extractor.
Over the last decade, pure CMOS implementation of PLL gained consider-
able attention due to the low cost and increasing demand for a high-speed and
accurate clock generator in high performance digital systems. This section
will focus on the clock synthesizer PLL analysis and design.
3.2 Basic PLL Building Blocks
A typical PLL is a negative feedback loop (Figure 3.1) that compares the
phase of the generated clock and the phase of the reference clock and adjusts
the output frequency accordingly. Unlike typical negative feedback circuits
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Figure 3.1: Basic PLL Feedback Loop
that only deal with voltage or current, PLL circuits focus more on the phase.
It is always the phase difference between the reference clock and the generated
clock that triggers the negative feedback mechanism that stabilizes the loop.
On the other hand, the PLL still needs a voltage and/or current signal to
change the control voltage of the voltage controlled oscillator or VCO to
generate the desired clock signal, so in the world of PLL, instead of dealing
with only the voltage and current signal, we are also interested in the phase
signal. As we will see, the feedback information will first be extracted in form
of phase difference, then it will be converted to voltage signals, and at last it
will be converted back to phase difference. In this point of view, the phase
frequency detector can also be seen as a phase to voltage converter and the
voltage controlled oscillator actually is a voltage controlled phase generator.
The control voltage of the VCO controls the speed of generating phase, or
frequency. We will discuss this further in Section 3.2.1.
3.2.1 Phase Frequency Detector
The phase frequency detector (PFD) is a circuit that linearly translate the
phase difference into voltage signals. The ideal average input/output rela-
tionship is:
Ve = KPD × φe (3.1)
KPFD is defined as the PFD gain.
Unfortunately, this is clearly impractical since according to this formula,
output voltage will become arbitrarily large if the phase difference is large.
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In order to make it possible to build, we must add another condition, which
is:
φe| < 2pi (3.2)
Besides the linear range, the PFD unit should also be able to detect the
frequency difference in order to adjust the control voltage of VCO. This
requires that the output voltage of PFD is always above (or below) a certain
value when the frequency of the generated clock is faster than the frequency
of the reference clock (positive phase error) or below (or above) a certain
value when the frequency of the generated clock is faster than the frequency
of the reference clock (negative phase error). The final result of the input
phase error and output voltage relationship is shown in Figure 3.2.:
Figure 3.2: Basic PLL Feedback Loop
Ve = KPD × φe (3.3)
where
|φe| < 2pi
KPFD is defined as the PFD gain.
3.2.2 Charge Pump
The charge pump is the device that translates the digital voltage signals gen-
erated from the PFD into a current signal. Even though this transformation
does not add any new information, it is still an essential part of the loop.
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Since the voltage controlled oscillator needs a stable voltage to maintain its
oscillating frequency, a charge storage capacitor is needed. The capacitor
should be as large as possible since we do not want the voltage decreases too
fast before the PFD can charge it again. It requires a significant amount
of charge to be dumped into the capacitor in a short time period. But as
we will see in the Chapter 4, the PFD is a pure digital circuit which can
only generate voltage pulses. Generating large amounts of current is not its
function. Thus a charge pump is needed here to perform this task. Together
with the PFD the s-domain transform becomes the following:
KPFD =
iCharge Pump
2pi
(3.4)
3.2.3 Low Pass Filter
Again, as we will see in the Chapter 4, a PFD is essentially a D flip-flop
based simpler, which generates high frequency noise during the switching. A
low pass filter is needed here to:
1. Suppress the high frequency noise generated by the PFD.
2. Act as the charge storage device that can maintain a stable voltage by
itself.
In addition, a zero should be introduced by its S domain transform function
for stability, an RC based low pass filter is chose here. Considering that the
resistor will introduce a voltage ripple as large as IcpR, an additional ripple
suppression capacitor C2 is introduced here. The final loop filter design is
shown by Figure 3.3.
Figure 3.3: Loop Filter
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The S domain transform of the loop filter is shown in Equation 3.5:
LF (s) =
Vctrl(s)
iCharge Pump
=
s+ 1
RC1
C2s(s+
C1+C2
RC1C2
)
(3.5)
3.2.4 Voltage Controlled Oscillator
VCO is the device that generates the target clock. Ideally, its output fre-
quency should be linearly related to the input control voltage. The Laplace
transform function of the VCO is derived as follows:
ωout(t) = KV COvctrl(t) (3.6)
L[ωout(t)] = ωout(s) = KV COvctrl(s) (3.7)
φout(t) =
t∫
0
ωout(τ)dτ =
t∫
0
KV COvctrl(τ)dτ (3.8)
L[φout(t)] = φout(s) = ωout(s)
s
=
KV COvctrl(s)
s
(3.9)
Thus, the Laplace transform function for VCO is:
HV CO(s) =
φout(s)
vctrl(s)
=
KV CO
s
(3.10)
The KV CO is defined as the VCO gain.
3.2.5 Divide by N Divider
For a clock multiplication clock synthesizer, a divide-by-N block is also
needed. Since the PFD is comparing the frequency and the phase of the
output of the divider and the reference clock, the VCO has to run N times
faster than the reference clock in order to make the divider output synchro-
nize with the reference clock. Here we assume N = 1 for simplicity.
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3.2.6 PLL Loop Dynamics
Before getting the loop analysis we want to first clarify some important con-
cepts in the PLL circuit because they are critical parts of the loop dynamic
analysis and stability analysis.
1. The order of a PLL is determined by the number of poles in the loop.
2. The type of a PLL is determined by the number of integrators.
From the Equation. 3.10 we can conclude that the VCO always has a pre-
existing pole. Thus every PLL is at least a type 1 first-order PLL. As the
number of loop-filter poles increases and the PLL order and type increase as
well. Higher order ensures a faster locking process but severely degrades the
stability. In reality, most of the PLL designs are third order.
From the Sections 3.2.2 to 3.2.5 we can now define the open-loop transfer
function as follows:
LG(s) = KPD · F (s) · KV CO
s
(3.11a)
= KPD ·KV CO ·
s+ 1
RC1
C2s2(s+
C1+C2
RC1C2
)
(3.11b)
From the open-loop gain it is clear that
ωz =
1
RC1
; ωp1 = ωp2 = 0;ωp3 =
C1 + C2
RC1C2
(3.12)
The phase margin will be:
φM = arctan(
ωugb
ωz
)− arctan(ωugb
ωp3
) (3.13)
where ωugb is the open-loop unity gain bandwidth and ωz < ωugb. In order
to achieve the maximum phase margin, the values of C1 and C2 have to be
chosen carefully. To calculate the expression of φM max we should take the
first-order derivative of Equation. 3.13 with respect to ωugb and equate the
result to zero, then we can have:
ωugb = ωz
√
C1
C2
+ 1 (3.14)
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Then,
φM max = arctan(
√
C1
C2
+ 1)− arctan( 1√
C1
C2
+ 1
) (3.15)
The design procedure of the loop filter is follows: First choose desired band-
width ωugb, phase margin φM and resistor R according to specification. Then
calculate the Kc from Equation 3.15:
Kc =
C1
C2
= 2(tan2(φM) + tan(φM)
√
tan2(φM) + 1) (3.16)
Then from Equation. 3.14 we have:
ωz =
ωubg√
C1
C2
+ 1
(3.17)
Then,
C1 =
1
ωzR
;C2 =
C1
Kc
; (3.18)
Finally, from Equations 3.4, 3.11b and 3.12 we can determine the value for
ICP :
ICP =
2piC2
KV CO
· ω2ugb ·
√
ω2p3 + ω
2
ugb
ω2z + ω
2
ugb
(3.19)
The comparison between the open-loop response with optimal phase margin
and the response with sub-optimal phase margin can be visualized by Figure
3.4.
Figure 3.4: Open-Loop Phase Margin
Next, we need to analytically confirm that the PLL will indeed lock when
there is a frequency step applied at the input. Without loss of generality we
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assume there is an input frequency step ωin =
∆ω
s
, then Φin(s) =
∆ω
s2
. First,
obtain the closed-loop transfer function:
HPLL(s) =
LG(s)
1 + LG(s)
(3.20)
Then define the steady-state error transfer function:
Φerror(s)
Φin(s)
= He(s) = 1−HPLL(s) = 1
1 + LG(s)
(3.21)
Now apply the final value theorem, and the steady-state error is:
ΦFstepss error = lim
s→0
s ·He(s) · Φin(s) (3.22a)
= lim
s→0
s · 1
1 + LG(s)
· ∆ω
s2
(3.22b)
= lim
s→0
[RC1C2s
2 + (C1 + C2)s]∆ω
RC1C2s3 + (C1 + C2)s2 +KV COKPDs+ 1
(3.22c)
=
0
1
(3.22d)
= 0 (3.22e)
Equation 3.22e indicates that the type 2 third-order PLL we have designed
can eliminate any steady-state phase error and relock when a frequency step
is applied at the input. The calculation of the loop filter components also
ensures a positive phase margin thus the loop is always stable.
3.3 PLL Noise Analysis
We all know that noise is unavoidable in every circuit or system, noise analysis
is extremely important for PLL circuit since most of the time PLL will be
used as the clock generato, its noise level basically sets the minimum noise
of the whole system.
Virtually every block in the PLL loop will generate noise, instead of the
loop shown in Figure 3.1, the model now becomes the follows:
17
Figure 3.5: Basic PLL Feedback Loop with Noise
Since we only consider the random noise, the correlation between each
noise source is zero. Then the output referred noise level and noise transform
function (NTF) can be easily calculated:
SΦINΦOUT = SΦIN |NTFIN(s)|2 (3.23a)
SiCPΦOUT = SiCP |NTFCP (s)|2 (3.23b)
SvRΦOUT = SvR |NTFR(s)|2 (3.23c)
SΦV COΦOUT = SΦV CO |NTFV CO(s)|2 (3.23d)
where
NTFIN(s) =
ΦOUT (s)
ΦIN(s)
=
N · LG(s)
1 + LG(s)
(3.24a)
NTFDIV (s) = NTFIN(s) (3.24b)
NTFCP (s) =
ΦOUT (s)
iCP (s)
=
2pi
ICP
·NTFIN(s) (3.24c)
NTFR(s) =
ΦOUT (s)
vR(s)
=
KV CO
s
1 + LG(s)
(3.24d)
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Figure 3.6 shows a typical characteristic of each NTF function of a PLL.
Figure 3.6: Typical PLL Output Referred Noise Simulation
Now we are ready to model and visualize the PLL behavior with simula-
tions.
19
CHAPTER 4
ANALOG PLLs DESIGN EXAMPLE
4.1 Behavior Modeling of Analog Circuit
From Chapter 3 we did a thoughtful analysis of each building block of a clock
synthesizer PLL. The next step is clearly to build a PLL and simulate it to
verify the design. Before starting to dig into the detailed implementation,
notice that the PLL is a mixed-signal device, in which the digital part, analog
part and the interface between the digital and the analog parts all play im-
portant roles. The design of the digital part is straightforward: it will work
as long as it can operate at the target frequency. But for the analog part,
it is much more complex: the bias point could be wrong, the common mode
voltage could be off or the current mismatch could be larger than the toler-
ance, etc. With all the possible errors tangled together, it will be impossible
for the designer to find out if there are bugs in the building blocks or the loop
parameters are off. What makes it even worse is that the simulation time
would be too long so that delivery of the final design in time will become
impossible. The right way to avoid this is to use behavior modeling and its
lightning fast simulator for the analog part first and determine the right loop
parameters and then design the analog part and interface according to it.
As long as the analog components meet the specifications the whole circuit
will work. In this chapter we will adopt this design methodology and design
the digital parts of the PLL (Phase Frequency Detector and Divided-by-N
Frequency Divider) in transistor but design the analog parts (Charge Pump
and Voltage Controlled Oscillator) in VerilogA first. Only after closing the
loop and getting the loop dynamic verified, the transistor level design of the
CP and VCO will be considered.
The Clock Synthesizer that will be designed should take a 200 MHz ref-
erence clock and output a 1.6 GHz clock with minimum jitter. The TSMC
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180 nm RF will be used as the physical design kit. The reason for choosing
1.6 GHz as the target frequency is because it is high enough to make the
design practice non-trivial, yet it is low enough that advanced circuit design
techniques like dynamic logic in the digital part and low swing signaling in
the analog part are not necessary.
4.2 Phase Frequency Detector – Transistor Level
4.2.1 Logic Design
The concept of the function of the Phase Frequency Detector is explained in
Chapter 3. The basic design idea is simple: for each reference clock period,
a decision about adjusting the output frequency of the Voltage Controlled
Oscillator (VCO) should be made. The comparison of the reference clock
frequency and the VCO output clock frequency start when a failing transition
is seen. If the transition of the reference clock is seen first, the VCO should
run faster and vice versa. The phase comparison ends when both the failing
transitions of the generated clock and the reference clock are sampled, the
PFD should be reset at this point so that it can be ready for next phase
comparison. If both the transitions happen at the same time, it should hold
the control voltage unchanged as now the PLL is locked. It is essentially a
state machine with three states:
1. VCO goes faster
2. VCO goes slower
3. VCO holds
The state transition diagram is shown in Figure 4.1.
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Figure 4.1: PFD State Machine
4.2.2 Transistor Implementation
The circuit implementation of this state machine is shown in Figure 4.2. It
contains two D flip-flops with a reset path. The TSPC D flip-flop should
be adopted for speed. In addition, since the input of these flip-flops are all
VDD, significant simplification can be made for further speedup and power
saving, as shown in Figure 4.3 [7].
Figure 4.2: PFD Schematic
When the D flip-flop operates normally, reset remains LOW. This will turn
on the PMOS transistor M1, whenever the clock becomes HIGH, the PMOS
transistor M2 will be on, node A will be charged to HIGH, which in turn
turns off the PMOS transistor M4 and turn on the NMOS transistor M6.
Since CLK is already HIGH, the NMOS transistor M5 is turned on, then
node B is discharged to LOW. Since M7 and M8 together form an inverter,
the output will remain HIGH (since we assume the input is always HIGH).
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Figure 4.3: D Flip-Flop Used in PFD
When the Reset becomes HIGH, M1 will be off and M3 will be on. No matter
what value CLK is, node A is discharged to LOW, which turns off M6 and
turns on M4. Node B will be charged to HIGH regardless of the value of
CLK, then the output will be reset to LOW.
Note that the delay of the reset path is added deliberately to prevent the
dead zone problem. Since the switch of the charge pump needs a certain
amount of time to turn on or off, a very small phase difference of REF and
VCO clock cannot be captured. For example, if there is 1 fs time difference
between the arrival time of both the edges, one of the UP and DN signals
is supposed to be activated for 1 fs. In reality, 1 fs is way too fast for any
change of the circuit, then this 1 fs phase error remains untouched. In order
to solve this problem, a delay time of ∆T is introduced in the reset path,
now one of the signals will be HIGH for ∆T and other will be HIGH for
(∆T + 1)fs, the net change will be 1 fs. The waveform of this operation is
shown in Figure 4.4 and Figure 4.5. Since turning on both the UP and DN
signals will create a direct current path from VDD to GND and burning a
significant amount of power, the ∆T should be just enough to operate the
charge pump switch and no more.
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Figure 4.4: PFD with Delayed Reset Path Output in Locked State
Figure 4.5: PFD with Delayed reset Path Output in Unlocked State
4.2.3 Simulation and Validation
The simulation setup contains three scenarios:
1. CLKV CO is faster.
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2. CLKV CO is slower.
3. CLKV CO and CLKV CO are matched.
Scenario 1 is shown in Figure 4.6. As we can see, the UP signal is assigned
at the beginning of the period and gets reset when the failing edge of VCO
comes.
Figure 4.6: PFD Simulation When VCO Is Fast
Scenario 2 is shown in Figure 4.7. As we can see, the DN signal is assigned
at the beginning of the period and get reset when the failing edge of REF
comes.
Figure 4.7: PFD Simulation When VCO Is Slow
Scenario 3 is shown in Figure 4.8. As we can see, both the UP and DN
signals get assigned and reset.
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Figure 4.8: PFD Simulation When Locked
These simulations verify the functionality of the PFD.
4.3 Charge Pump
4.3.1 Logic Design
The conceptual design is shown in Figure 4.9. The UP and DN signals
should come from the PFD. When the UP signal is set, the upper current
source is turned on, charging the charge storage capacitor, increases the
voltage voltage. When the DN signal is set, the lower current source is
turned on, discharging the charge storage capacitor, decreases the voltage
voltage. When both the current sources are off, the charge storage capacitor
holds the control voltage. When both the current sources are on, the same
amount of charge will dump in and sink out of the charges storage capacitor,
causing zero net charge change, the charge storage capacitor holds the control
voltage.
Figure 4.9: Conceptual Charge Pump Design
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4.3.2 Behavioral Model
Since we are only trying to verify the loop dynamic, the charge pump will be
implemented in VerilogA. The code is follows in Listing 4.1.
Listing 4.1: Charge Pump Behavioral Model
‘include "constants.vams"
‘include "disciplines.vams"
module CP(DN , UP , Iout);
input DN, UP;
output Iout;
electrical DN, UP, Iout;
parameter real Icp = 1u;
analog begin
if (V(DN) < 0.3 && V(UP) > 1.5)
I(Iout) <+ Icp;
else if (V(DN) > 1.5 && V(UP) < 0.3)
I(Iout) <+ -Icp;
else
I(Iout) <+ 0;
end
endmodule
4.4 Loop Filter
The loop filter will be designed with following parameters:
1. ωugb = 5 MHz for better stability and less PFD switching noise, assum-
ing it will be the major noise source of the PLL.
2. The filter resistor will be 5K Ω for lower thermal noise.
3. The phase margin will be 75◦ for faster converge.
The detailed calculation is follows: From Equation 3.16 we have
Kc =
C1
C2
= 2(tan2(75◦) + tan(75◦)
√
tan2(75◦) + 1) = 56.6955 (4.1)
Then from Equation 3.17 we have
ωz =
5 ∗ 2pi ∗ 106√
56.6955 + 1
= 4.1360 · 106rad/s (4.2)
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Now, from Equation 3.18 we have
C1 =
1
2.068 · 106 · 5000 = 48.356pF (4.3)
C2 =
48.356p
56.6955
= 852.91fF (4.4)
Then from Equation 3.12 we have
ωp3 =
48.356p+ 852.91f
5000 · 48.356p · 852.91f = 2.3863 · 10
9rad/s (4.5)
Finally from Equation 3.19 we have
ICP =
2pi · 852.91 · 10−15
700 · 106 · (5 ∗ 2pi ∗ 10
6)2· (4.6a)√
(2.3863 · 109)2 + (5 ∗ 2pi ∗ 106)2
(4.1360 · 106)2 + (5 ∗ 2pi ∗ 106)2 (4.6b)
= 57.392µA (4.6c)
The final design is shown in Figure 4.10. The phase margin and impulse
Figure 4.10: Final Filter Design
response of the loop filter rae verified in MATLAB, the bode plot is shown
in Figure 4.11. This ensures the phase margin is large enough. The impulse
response is shown in Figure 4.12 as we can see the response converges fast
enough yet no noticeable overshot is presented.
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Figure 4.11: Bode Plot of PLL Open Loop
Figure 4.12: Impulse Response of PLL Open Loop
4.5 Voltage Controlled Oscillator
4.5.1 Logic Design
The voltage controlled oscillator should change its output frequency linearly
according the controlled voltage. Here we choose the following parameters:
1. Tuning range from 1.0 GHz to 2.2 GHz.
2. kV CO = 700 MHz / V.
3. Nominal working condition should be 1.6 GHz @ 0.9 V.
4.5.2 Behavioral Model
The VerilogA code of the VCO goes here. Notice that the random phase
noise is added for more accurate simulation.
29
Listing 4.2: Voltage Controlled Oscillator Behavioral Model
‘define PI 3.14159265358979323846264338327950288419716939
‘include "constants.vams"
‘include "disciplines.vams"
module VCO (out , in);
input in;
electrical in;
output out;
electrical out;
parameter real vmin =0;
parameter real vmid =0.9;
parameter real vmax =1.8;
parameter real fmin =970M;
parameter real fmid =1600M;
parameter real fmax =2230M;
parameter real Kvco =700M;
parameter real vl=0;
// high output voltage
parameter real vh=1.8;
// output transition time
parameter real tt =0.01/ fmax from (0:inf);
// time tolerance
parameter real ttol=1u/fmax from (0:1/ fmax);
real freq , phase;
integer n;
// VCO FM noise @ fos (single -sideband)
parameter real noise_acc_dbc = -90;
parameter real fos = 1M;
// VCO PM noise (single -sideband)
parameter real noise_white_dbc = -125;
// phase noise enable (1), disable (0)
parameter pn_en = 1;
real fm_jitt_std;
real pm_jitt_std;
real fm_del;
real pm_del_2;
real pm_del;
real jitter;
integer file;
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Listing 4.2: (Cont.)
integer seed1;
integer seed2;
analog begin
@(initial_step) begin
file = $fopen("jitter.txt","w");
seed1 = -311;
seed2 = -561;
end
freq = (vmid - V(in))*Kvco+fmid;
if (freq > fmax) freq = fmax;
if (freq < fmin) freq = fmin;
$bound_step (0.6/ freq);
//phase is the integral of the freq modulo 2p
phase = 2* ‘M_PI*idtmod(freq , 0.0, 1.0, -0.5)+jitter
/2;
// identify the point where switching occurs
@(cross(phase + ‘M_PI/2, +1, ttol) or
cross(phase - ‘M_PI/2, +1, ttol)) begin
// Calculate the phase noise
n = (phase >= -‘M_PI /2) && (phase < ‘M_PI /2);
fm_jitt_std = fos*sqrt(pow(10,( noise_acc_dbc /10))
/(pow(freq ,3)));
pm_jitt_std = sqrt(pow(10,( noise_white_dbc /10))
/freq)/2/‘PI;
pm_del_2 = pm_del;
pm_del = pm_jitt_std /2* $rdist_normal(seed1 ,0,1)
*freq *2*‘PI;
fm_del = fm_jitt_std /2* $rdist_normal(seed2 ,0,1)
*freq *2*‘PI;
jitter = pm_del - pm_del_2 + fm_del;
end
// generate the output
V(out) <+ transition(n ? vh : vl, 0, tt);
@(cross(V(out)-vmax/2, +1))
$fwrite(file ,"%f\n",$realtime *1E9);
end
endmodule
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4.6 Frequency Divider
4.6.1 Logic Design
For the Divide-by-N frequency, a three-stage cascaded D flip-flop is used for
its simplicity. The schematic is shown in Figure 4.13.
Figure 4.13: Frequency Divider Design
4.6.2 Transistor Implementation
For the D filp-flop the transitional TSPC D flip-flop is used. The schematic
is shown in Figure 4.14.
Figure 4.14: D Flip-Flop Used in Frequency Divider
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4.6.3 Simulation and Validation
In the simulation a 2 GHz input clock is fed into the divider, the output
waveform is shown in Figure 4.15. As we can see, the frequency of the
output waveform is indeed 250 MHz, which indicates the divider is working.
Notice that there is a delay between the input and output waveforms, since
the PFD will only compare the output of the divider and reference clock, the
delay between the VCO output and the divider output is unavoidable, thus
the output of the PLL will have a constant phase difference compared with
the reference clock. But since we are building a clock synthesizer, as long as
the frequency is locked, a constant phase difference is not important.
Figure 4.15: Frequency Divider Simulation Result
4.7 Behavioral Level PLL Validation
4.7.1 Closed Loop
With all the components we need, the PLL feedback loop is closed. The
time domain transient simulation will be run to validate the functionality
and performance of the PLL. In the simulation, -90 dBc/Hz @ 1MHz offset
VCO phase noise is added for accuracy.
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4.7.2 Control Voltage Waveform
Figure 4.16 shows the control voltage waveform. As we can see, the voltage
settles fast at the beginning of the simulation which indicates the PLL locked.
At the 3 us point a frequency step is added to the reference clock to force the
PLL out of the lock state, the control voltage drops dramatically and then
resettles at a new value. This indicates the PLL is indeed functional.
Figure 4.16: Control Voltage Waveform Full Range of Behavioral Model
PLL
Figure 4.17 shows the zoomed in version of the control voltage at steady
state. As we can see the ripple is as small 1 mV, which indicates the small
phase noise of the PLL output.
Figure 4.17: Control Voltage Ripple of Behavioral Model PLL
Figure 4.18 shows the zoomed in version of the control voltage at the
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frequency step. As we can see the cycle slippery happened, this may be due
to the extremely small bandwidth we have chosen.
Figure 4.18: Cycle Slippery - Behavioral Model PLL
4.7.3 Transient Output
Figure 4.19 shows the time domain output of the VCO clock. As we can see,
the output is indeed 1.6 GHz.
Figure 4.19: Time Domain Output - Behavioral Model PLL
From the previous simulation we conclude that the PLL is working. Now
we design the transistor level implementation of the charge pump and the
voltage controlled oscillator.
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4.8 Charge Pump – Transistor Level
4.8.1 Circuit Implementation
The design concept of a charge pump is explained in Section 3.3.2. The
bootstrapped current-switched charge pump is used here as shown in Figure
4.20 for the following reasons:
Figure 4.20: Transistor Level Design of Charge Pump
1. Transistor M0, M1, M2 and M3 form a current mirror, which ensures
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that they will always stay in saturation condition to achieve fast current
steering.
2. Differential UP and DN signals are used, which greatly reduces the
switching time mismatch between UP and DN signals thus reducing
the current mismatch.
3. A voltage follower is used to enforce M4, M6 and M5, M8 will have
exact the same VDS, thus further reducing the current mismatch.
4.8.2 Simulation and Validation
The simulation for the charge pump is a little different from the previous
simulation, since we are dealing with the current output rather than the
voltage output and it should be simulated with PFD together. We need to
verify that at the lock point the charge pump will indeed output enough
current. Considering the VDD for TSMC 180 nm technology is 1.8 V, we
should design the PLL that locks at 0.9 V. In the simulation we should force
output voltage to 0.9 V and measure the output current. The setup is shown
in Figure 4.21. As we can see from Figure 4.22 when VCO is slower, net
current is taken out of the charge storage capacitor to make the VCO run
fast. When it locks, no net current is taken out or put in, as shown in
Figure 4.23. When VCO is faster, net current is put into the charge storage
capacitor to make VCO run faster as shown in Figure 4.24. This indicates
the transistor level charge pump is working.
Figure 4.21: Charge Pump Simulation Setup
37
Figure 4.22: Charge Pump Simulation when VCO Is Slower
Figure 4.23: Charge Pump Simulation When Locked
4.9 Voltage Controlled Oscillator – Transistor Level
4.9.1 Circuit Implementation
For the VCO, a current starved ring oscillator is used for its robustness, easi-
ness to implement, low power consumption and small footprint. The detailed
implementation is shown in Figure 4.25. For this design, three inverter stages
are used to achieve enough loop gain. Assume that each stage has delay ∆T ,
then the period of oscillation is 6 ∆T . M9 is used to control the total current
that can flow into the inverter stages. Since the stage delay ∆T is related
to the maximum current that can flow into that stage, by controlling the
current supply we can control the oscillation frequency. M8 is an always-on
transistor so that even M9 is completely off there will be some current flow
into the inverter stages to make sure minimum speed oscillation is still active.
Since the current is very sensitive to the gate voltage, by adding an always-on
transistor can also achieve lower KV CO so that the loop will be more stable.
A buffer stage is added at the end of the ring to isolate the VCO and its load
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Figure 4.24: Charge Pump Simulation When VCO Is Faster
capacitor. In this way the oscillation frequency is independent of the VCO
loads.
Figure 4.25: Transistor Level Design of VCO
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4.9.2 Simulation and Validation
The simulation plan of the VCO is straightforward, a parameter sweep of the
control voltage will generate all the information needed. Figure 4.26 shows
the output frequency vs. control voltage. Figure 4.27 shows the KV CO vs.
the control voltage. Since the lock point is about 0.9 V, we choose -700
MHz/V as the KV CO we use.
Figure 4.26: VCO Tuning Range
Figure 4.27: Kvco of VCO
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4.10 Transistor Level PLL Validation
The complete transister level PLL is shown in Figure 4.28. The simulation
setup is almost identical to the behavioral model PLL in Section 4.7. Both
the time domain and frequency domain simulations will be run to validate the
functionality and the performance of the PLL. As shown in Figures 4.29 and
4.30, the transistor level PLL has the same characteristics as the behavioral
model PLL, with a slightly larger control voltage ripple and smoother rising
and failing edges at the output as shown in Figure 4.31. Also the phase noise
is shown in Figure 4.32, it is measured as -90 dBc/Hz @ 1 MHz offset.
Figure 4.28: Closed-Loop PLL
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Figure 4.29: Control Voltage Waveform Full Range of Transistor Level PLL
Figure 4.30: Control Voltage Ripple of Transistor Level PLL
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Figure 4.31: Time Domain Output of Transistor Level PLL
Figure 4.32: Phase Noise of Transistor Level PLL
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CHAPTER 5
ALL DIGITAL PLL ANALYSIS
Although the analog PLL discussed in Chapter 4 has good performance in
terms of frequency stability, the weakness is also obvious: the mixed sig-
nal nature makes it impossible to scale with the semiconductor technology.
In fact the higher process-voltage-temperature (PVT) variations and lower
gain offered in the state-of-the-art technology actually dramatically reduce
the performance of the analog PLL. In addition, the analog PLL requires a
charge pump to achieve an acceptable lock-in range which constantly draws
a significant amount of current to generate an appropriate bias point, which
in turn burns a lot of energy. A capacitor that is used in the analog filter is
not always shrinkable even with technology advances. All these reasons make
the analog PLL consume more and more power and silicon area in order to
match the performance of the digital cores they are serving. In order to take
advantage of the semiconductor technology advances, get rid of the power
hungry charge pump and area consuming capacitor to reduce power and cost,
eliminate the noise-susceptible analog control of the VCO and inherent noise
immunity of the digital circuit, the all-digital PLL is the future of the PLL
design.
5.1 Time to Digital Converter
The first component that needs to be added to the loop is the Time to
Digital Converter (TDC). Since the PFD can only produce analog UP and
DN signals that are related to the phase error, a TDC is needed to translate
this time information into digital control bits for the digital filter and digital
controlled oscillator. A conventional PFD together with a TDC will form a
Phase to Digital Converter (P2D) which translate the phase error to digital
values. A typical P2D design is shown in Figure 5.1 and a typical TDC
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design is shown in Figure 5.2.
Figure 5.1: Typical P2D Design
Figure 5.2: Typical P2D Design
In this design the UP and DN signals are overlapped by a XOR gate,
which will create a pulse whose width is proportinal to the absolute value of
the phase error. A TDC will translate the pulse width to a digital word. A
sign bit is generated by a sampling D flip-flop to tell the TDC whether the
VCO frequency is slower or faster than the reference clock.
The TDC design introduced a very important specification of the ADPLL:
P2D phase resolution, which is defined by
∆ΦP2D =
2pi∆TDC
TREF
(5.1)
In this equation, ∆TDC represents the time resolution of the TDC unit. The
∆ΦP2D defines the minimum phase error that the ADPLL can handle. If the
phase error is smaller than this value, the P2D becomes a BangBang Phase
Detector, then the linear analysis becomes invalid. On the other hand, if the
phase error is larger than the ∆ΦP2D then the linear approximation of the
ADPLL is still valid, the TDC block can be modeled as a gain block in the
S domain. The ADPLL loop is shown in Figure 5.3:
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Figure 5.3: S Domain Approximation of ADPLL
5.2 Digital Loop Filter
The most important component that needs to be digitized is the loop filter.
By replacing it with a digital filter we can get rid of the capacitor and charge
pump all together. The easiest way to digitize it is to take what we have in
the analog loop filter and use bilinear transform to translate the S domain
analysis we have in Chapter 2 to the Z domain and implement it in digital
circuit. Of course in order to do it the P2D phase resolution should be small
enough so that at the target frequency the linear approximation of the digital
loop filter is still valid. Note that the second-order low pass filter used in
the analog PLL is because we need the second capacitor C2 to suppress the
control voltage ripple, since we do not have a control voltage anymore, a
typical first-order RC low pass filter is sufficient. With closer examination
of its transform function from Equation 3.5 we can say it contains only one
proportional path (R) and an integration path ( 1
sC
) (set C2 = 0). This can
be transferred into the Z domain by using bilinear transformation [8]:
s =
2
Ts
· 1− z
−1
1 + z−1
(5.2)
The Ts usually is the period of the sampling clock, in our case it is the period
of the reference clock. The disadvantage of the bilinear transform is frequency
wrapping which degrades the frequency response near the Nyquist rate. Since
the bandwidth of PLL is usually ten times smaller than the reference clock,
frequency wrapping can be negligible here. The actual implementation is
also straightforward: the proportional path can be implemented by a multi-
plication unit and the integral path can be implemented by an accumulator.
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The transform can be visualized by Figure 5.4.
Figure 5.4: Bilinear Transform for Low Pass Filter
5.3 Digital Controlled Oscillator
The design of the Digital Controlled Oscillator (DCO) can also be derived
from the design of VCO. The key here is to determine how the digital control
word tunes the frequency. In case of a ring oscillator based VCO, the digital
control word can be used to turn on or off bias current sources, in case of LC
tank based VCO, the digital control word should be used to turn on or off
tank capacitors. The only difference between the DCO and VCO is that in
DCO design a large array of small current sources (in the ring oscillator case)
or a large array of small tank capacitors (in the LC tank case) will present
instead of a single tunable current source or a single varactor. The S domain
transform of the DCO is the same as the S domain transform of the VCO:
DCO(s) =
KDCO
s
(5.3)
5.4 Frequency Divider
Since the Frequency Divider in the analog PLL is already a fully digital
circuit, no more change is needed here.
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5.5 ADPLL Loop Dynamic Analysis
5.5.1 Design Parameters
From the previous analysis we can see that the only parameters that need to
be determined are the α and β in the digital loop filter. Figure 5.4 indicates
the Z domain transfer function of the digital loop filter is
H(z) = α + β
1
1− z−1 =
(α + β − αz−1)
1− z−1 (5.4)
On the other hand, the analog filter s domain transform and its bilinear
transform are given by:
Z(s) =
V (s)
I(s)
= R +
1
sC
(5.5)
H(z) =
( Ts
2C
) +R + z−1( Ts
2C
−R)
1− z−1 (5.6)
By comparing Equations 5.6 and 5.4 we can conclude that
α = R− Ts
2C
(5.7)
β =
Ts
C
(5.8)
5.5.2 More Discussion about α and β
The phase margin is a very important specification of a PLL circuit since
it defines the stability of the PLL. The frequency of the reference clock,
bandwidth of the PLL and α-to-β ratio together determine the phase margin
of an ADPLL. The derivation is as follows. The zero frequency is given by
ωz =
1
RC
(5.9)
The phase margin is given by
PM = arctan(
ωugb
ωz
) (5.10)
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Then we can have
ωz =
ωugb
tan(PM)
(5.11)
From Equations 5.7 and 5.8
α
β
=
RC
Ts
− 1
2
(5.12a)
=
1
Tsωz
− 1
2
(5.12b)
=
1
Ts
tan(PM)
ωugb
− 1
2
(5.12c)
=
FREF
Fugb
tan(PM)
2pi
− 1
2
(5.12d)
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CHAPTER 6
ALL DIGITAL PLL DESIGN EXAMPLE
An ADPLL is designed in this chapter as an example about how to design
and simulate such a device. The ADPLL shown here contains a transistor
level P2D, a synthesis-able Verilog level digital filter, a behavioral model
DCO with phase noise enabled and a transistor level frequency divider. The
reference clock is 200 MHz with the output frequency of the ADPLL is 1.6
GHz and the phase margin is 75◦ with bandwidth 5 MHz.
6.1 Phase to Digital Converter
The PFD part of the P2D is just the conventional PFD shown in Figure 4.2.
The TDC is a little bit different from what we have discussed in Chapter
5. Since the goal here is to build a frequency synthesizer, as long as it can
lock the frequency, a constant phase difference between the reference clock
and DCO output would not cause any problem. Therefore a single bit TDC
that can tell whether the DCO should go faster or slower is sufficient. By
designing in this way a power consuming high accuracy TDC is avoided. The
design is shown in Figure 6.1. As we can see the two cascaded RS latches
form the TDC. The first stage is the decision circuit, which outputs 01 or
10 depending on the UP and DN signal from the PFD. The second stage is
the storage stage, which holds the value of the decision stage until the next
period starts. This configuration is also called the bangband PFD.
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Figure 6.1: Transister Level P2D Design
6.2 Digital Low Pass Filter
From Equation 5.12d in order to achieve 75◦ phase margin, the value of α
β
should be around 58.9. A value of 64 is chosen for ease of implementation.
When it comes to the exact value of α, unfortunately there is no straight-
forward method to calculate it since the bangbang PFD is highly nonlinear,
thus all the S domain analysis is invalid. The only way to determine the
value is to make a parameter sweep and choose the value that gives the low-
est phase noise. After performing the parameter sweep α = 1536 and β = 24
are chosen. The complete code is included in Listing 6.1.
6.3 Digital Controlled Oscillator
The behavioral model of the DCO is very similar to code of the VCO. The
only difference is that now the DCO takes the digital control word to control
its frequency. The complete code is in Listing 6.2.
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Listing 6.1: Digital Filter Verolog Code
//Verilog -AMS HDL for digital filter
‘include "constants.vams"
‘include "disciplines.vams"
module digf (up , dn , clk , ctrl_code );
input up , dn;
input clk;
electrical clk;
parameter vdd = 1.8;
parameter integer phug = 1536;
integer frug = phug / 64;
output [15:0] ctrl_code;
reg [15:0] ctrl_reg;
assign ctrl_code = ctrl_reg [15:0];
reg [15:0] cnt;
initial begin
cnt <=16’ b1000_0000_0000_0000;
end
always @(cross(V(clk )-0.5*vdd , 1)) begin
if (up == 1’b1 && dn == 1’b0) begin
cnt = cnt - frug;
ctrl_reg = cnt - phug;
end
else if (up == 1’b0 && dn == 1’b1) begin
cnt = cnt + frug;
ctrl_reg = cnt + phug;
end
else ctrl_reg = cnt;
end
endmodule
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Listing 6.2: Digital Controlled Oscillator Verolog Code
//Verilog -AMS HDL for DCO
‘define PI 3.141592653589793238462643383279502
‘include "constants.vams"
‘include "disciplines.vams"
‘timescale 1ns/1fs
module dco (dco_out , ctrl_code );
input [15:0] ctrl_code;
// DCO FM noise @ fos (single -sideband)
parameter real noise_acc_dbc = -100;
parameter real fos = 1M;
// DCO PM noise (single -sideband)
parameter real noise_white_dbc = -125;
// DCO output clk
output dco_out;
reg dco_out;
reg dco_out_ideal;
reg dco_out_jitt;
// DCO output frequency
parameter real freq = 1600M;
// DCO gain (/LSB)
parameter real Kdco = 5e-6;
real nom_delay;
real ideal_delay;
real jitt_delay;
real fm_jitt_std;
real pm_jitt_std;
real fm_del;
real pm_del_2;
real pm_del;
integer seed1 = -311;
integer seed2 = -561;
integer file;
integer i;
integer count;
initial begin
dco_out_ideal = 1’b0;
dco_out_jitt = 1’b0;
nom_delay = 1/freq*1e9/2;
ideal_delay = nom_delay;
jitt_delay = nom_delay;
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Listing 6.2: (Cont.)
// FM jitter (period jitter std)
fm_jitt_std = fos*sqrt (10**( noise_acc_dbc
/10)/( freq **3))*1 e9;
// PM jitter (period jitter std)
pm_jitt_std = sqrt (10**( noise_white_dbc
/10)/ freq )/2/ ‘PI*1e9;
fm_del = 0;
pm_del = 0;
pm_del_2 = 0;
end
always @(ctrl_code) begin
i = ctrl_code - 2**15;
// DCO period proportional
// to ctrl_code (freq ~ 1/code)
ideal_delay = nom_delay * (1 + i * Kdco);
end
// accumulating jitter modeling
always @(negedge dco_out_jitt) begin
pm_del_2 = pm_del;
// divided by 2 for half period
pm_del = pm_jitt_std /2* $dist_normal(seed1 ,0,1e6)*1e-6;
fm_del = fm_jitt_std /2* $dist_normal(seed2 ,0,1e6)*1e-6;
jitt_delay = ideal_delay + pm_del - pm_del_2 + fm_del;
end
always #( ideal_delay) dco_out_ideal <= ~dco_out_ideal;
always #( jitt_delay) dco_out_jitt <= ~dco_out_jitt;
always @(pn_en ,dco_out_ideal , dco_out_jitt) begin
dco_out <= dco_out_jitt;
end
endmodule
6.4 Frequency Divider
The frequency divider is exactly the same as the circuit in analog PLL, shown
in Figure 4.13.
54
6.5 Simulation and Results
6.5.1 Control Code
The waveform of the control code is shown in Figure 6.2. The values are
converted to decimal form. As we can see, the result is the same as the analog
case. The control code quickly settled to a fixed value at the beginning of the
simulation, indicates the ADPLL acquired lock. At the 3 us point a frequency
step is applied to the reference clock to force PLL out of the lock state. And
then the control code quickly resettles to a new constant, indicating the
ADPLL regain lock. Figure 6.3 shows a zoomed-in version of the control
code waveform. As we can see the code oscillates around the locking point,
this is due to the nature of the bangbang PFD and is the major source of
the phase noise.
Figure 6.2: Control Code of ADPLL
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Figure 6.3: Control Code of ADPLL – Zoomed In
6.5.2 Time Domain Output
Figure 6.4 shows the time domain output of the DCO (after divider) and the
reference clock. As we can see the two signals are exactly the same, which
proves that ADPLL is indeed locked.
Figure 6.4: Control Code of ADPLL
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6.5.3 Jitter and Phase Noise
The phase noise is shown in Figure 6.5. The ADPLL achieved an astonishing
-130 dBc/Hz @ 1MHz offset phase noise performance. The jitter analysis
indicates the edge-to-edge jitter standard deviation is 2.5 ps. The jitter
histogram is included in Figure 6.6.
Figure 6.5: Control Code of ADPLL
Figure 6.6: Jitter Histogram of ADPLL
The ADPLL performance is summarized in the Table 6.1
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Table 6.1: ALL Digital PLL Performance
Tuning range 1340MHz - 1860MHz
Jitter(std) 2.5 ps
Phase noise -130dBc/Hz @ 1MHz
Multiply ratio 8X
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CHAPTER 7
SUMMARY AND FUTURE WORK
7.1 Conclusion
So far this thesis has discussed the application of the PLL and the importance
of adopting PLL in the clocking circuit in Chapter 1. An analog PLL analysis
and in-depth design example is presented in Chapters 2 and 3. In order to
achieve higher performance, lower power consumption, an all-digital PLL
analysis and design example is presented in Chapters 4 and 5. Although
output phase noise of -130 dBc/Hz @ 1 MHz offset with 2.5 ps peak-to-peak
jitter is achieved by the ADPLL, there are still many circuit optimizations
can be done. In the next section a few ideas are proposed. Hopefully this
thesis will serve as the starting point for the new students in this field and
inspire them to discover innovative research ideas.
7.2 Future Work
7.2.1 Lower PFD Noise
In the simulation of the ADPLL we discovered that the PFD quantization
noise dominates the ADPLL noise. In order to suppress the PFD quanti-
zation noise the bandwidth has be to low, which in turn passes more VCO
noise to the output. One way to avoid this is to combine the analog propor-
tional path with the digital integral path since the proportional gain is much
larger than the integral gain. By adopting an analog proportional path we
can avoid the major part of the quantization noise without using a charge
storage capacitor or charge pump.
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7.2.2 Transistor Level ADPLL
The next step for the ADPLL design is clearly to synthesize the digital filter
and build the DCO with the capacitor array so that the whole system can
be simulated and validated at the transistor level.
7.2.3 Further Power Consumption Reduction
As we know at the near threshold voltage operation the device has much
higher efficiency than in the normal operation condition. Of course the os-
cillation frequency will be much lower but this can be compensated by intro-
ducing a multi-phase clock. Of course at the near threshold voltage region
the PVT problem becomes much more severe. The phase space calibration
is unavoidable to compensate the process and device mismatch. Figure 7.1
shows the basic architecture of an eight-phases DCO with phase calibration.
In this design, there are two loops in the PLL circuit, one is for frequency and
Figure 7.1: Near Threshold PLL with Phase Space Calibration
phase sync just like a conventional PLL; the other loop is specifically built
for phase space calibration. When the PLL is turned on, the phase space
calibration loop takes over the DCO and calibrates the phase space between
adjoint phases. After several iterations the phase space between each phase
will settle down to a fixed value, after the calibration, the main loop takes
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over to perform the conventional PLL function, the calibration loop will be
turned off to save power.
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